PATENT

Group Art Unit

## STATES PATENT AND TRADEMARK OFFICE IN THE UNITED

Hiroaki Yamoto et al. Applicant

09/941,396 Serial No.

iled August 28, 2001 METHOD FOR DESIGN

VALIDATION OF COMPLEX IC

Unknown

INFORMATION DISCLOSURE STATEMENT

Hon. Commissioner of Patents and Trademarks Washington, D.C.

Dear Sir:

ADTST.031AUS

NOV 2 6 2001 E miner

Enclosed is a form PTO-1499 listing the following two references relevant to the above-identified application.

(1) "Reuse Methodology Manual for System-on-a-Chip Design" and "System-on-a-Chip: Design and Test", both of which are (2) mentioned at page 1, lines 16-27 in the specification of the aboveidentified application.

Applicant respectfully requests that the Examiner consider the reference disclosed in the statement.

Respectfully submitted,

MURAMATSU & ASSOCIATES

Dated: 1//14/200

asuo Muramatsu

Registration No. 38,684

Attorney of Record

7700 Irvine Center Drive Suite 225, Irvine, CA 92618

(949) 753-1127

IDS-AD31.001 111301

			(+) inside this box — eduction Act of 1995,	L	ILS Patent and Tradem:	ed for use through 10/31/2002, OMB 06 ark Office: U.S. DEPARTMENT OF COM n unless it contains a valid OMB control	имек	
(	Substitute for form 1449B/PTO INFORMATION DISCLOSURE STATEMENT BY APPLICANT				Complete if Known			
					Application Number	09/941,396		
					Filing Date	8/28/200		
					First Named Inventor	Himaki Tamota		
					Group Art Unit			
ve,		(u	se as many sheets	s as necessary)	Examiner Name			
001	Sheet		/ of		Attorney Docket Number	ADTST. 031 AUS		
הַ ועט הַ			0	THER PRIOR ART -	NON PATENT LITERATURI	E DOCUMENTS		
	Include name of the author (in CAPITAl Examiner Cite item (book, magazine, journal, serial, sym				TAL LETTERS), title of the article (w	hen appropriate), title of the e(s), volume-issue number(s),		
H			14. D. O	Va tio "Ro	y Mathadalage	Manual" 1999.		
l			Michael Reating Reuse Mechadology Manuel,					
		PPING and PP229- 251, Kluwer Academic Publishers						
			Michael Keating "Reuse Methodology Manual", 1999, PP 129 and PP 229 ~ 251, Kluwer Academic Publishers Rochit Rajsuman "System-on-a-Chip: Design and Text" PP 125 ~ 153, 2000 Artech House					
			PP1~31.	PP 125~ 153.	2000 Artech Ho	use		
r			· · · · · · · · · · · · · · · · · · ·					
L		<u> </u>				· · · · · · · · · · · · · · · · · · ·		
ı							ŀ	
┢					•			
- [								
F		-						
ŀ								
t							- 1	
1								
100							=:	
t								
1		1					-	
							j	
	•							
			*					
		1						

Examiner

Signature

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U. S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

Date

Considered

<sup>\*</sup>EXAMINER: initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

<sup>&</sup>lt;sup>1</sup> Unique citation designation number. <sup>2</sup> Applicant is to place a check mark here if English language Translation is attached.